

WHAT IS CLAIMED IS:

1. An input circuit comprising:

5 a differential circuit including a first transistor for receiving an external signal and a second transistor for receiving a reference signal, wherein sources of the first and second transistors are connected in common, and the differential circuit generates an internal signal in accordance with a current flowing through the first and 10 second transistors; and

15 *not seen* a current regulating circuit connected to the differential circuit, wherein the current regulating circuit regulates ~~an~~ <sup>the</sup> amount of current flowing through the differential circuit in response to ~~the~~ internal signal. *show "*

2. The input circuit according to claim 1, wherein the external signal has a first transition point and a second transition point, wherein the internal signal has a third transition point and a fourth transition point corresponding to the first transit point and the second transit point, respectively, and wherein the current regulating circuit regulates the amount of current flowing through the differential circuit such that a delay time between the first transition point and the third transition point is substantially the same as the delay time between the second and fourth transition points.

25 *C* 3. The input circuit according to claim 1, wherein the differential circuit includes a constant current source, and 30 wherein the current regulating circuit is connected in parallel to the constant current source.

4. The input circuit according to claim 3, wherein the constant current source is connected to a high potential power supply, and wherein the current regulating circuit includes a transistor connected in parallel to the constant current source, the transistor going ON and OFF in response to the internal signal.

5. The input circuit according to claim 3, wherein the constant current source is connected to a low potential power supply, and wherein the current regulating circuit includes a transistor connected in parallel to the constant current source, the transistor going ON and OFF in response to the internal signal.

6. A semiconductor integrated circuit comprising:  
a plurality of input circuits, each input circuit including:  
a differential circuit including a first transistor for receiving an external signal and a second transistor for receiving a reference signal, wherein sources of the first and second transistors are connected in common, and the differential circuit generates an internal signal in accordance with the current flowing through the first and second transistors; and

a current regulating circuit, connected to the differential circuit, which regulates the amount of current flowing through the differential circuit in response to the internal signal;

30 a plurality of complementary signal generating circuits, each connected to one of the input circuits, wherein the complementary signal generating circuits receive

*Sub F*

the internal signal from the associated input circuit and generate a complementary signal of the input signal; and a plurality of signal processing circuits connected to the plurality of complementary signal generating circuits, respectively, wherein the signal processing circuits perform predetermined signal processing operations in accordance with the complementary signal.

7. The integrated circuit according to claim 6, wherein each complementary signal generating circuit includes a plurality of inverter circuits.

8. The integrated circuit according to claim 7, wherein each complementary signal generating circuit includes the same number of the inverter circuits.

9. The integrated circuit according to claim 7, wherein the complementary signal has a transition period, and wherein each inverter circuit includes a pair of MOS transistors having a response rate set such that the transition period of the generated complementary signal is constant.

10. The integrated circuit according to claim 7, wherein the complementary signals each having a rising edge, include a normal phase signal and an inverted phase signal, and wherein each inverter circuit includes a pair of MOS transistors having a response rate set such that the delay time from an edge of the external signal to the rising edge of the normal phase signal and a delay time from an edge of the external signal to the rising edge of the inverted phase signal is substantially the same.

*Sub F.7*

5        11. The integrated circuit according to claim 6, wherein  
the plurality of input circuits includes:

10              a first input circuit for receiving an external  
strobe signal and generating a strobe signal; and

15              a second input circuit for receiving an external  
data signal and generating a data signal;

20        wherein the plurality of complementary signal  
generating circuits includes:

25              a first complementary signal generating circuit  
for receiving the strobe signal and generating a normal  
phase strobe signal and an inverted phase strobe  
signal; and

30              a second complementary signal generating circuit  
for receiving the data signal and generating a normal  
phase data signal and an inverted phase data signal;  
and

35        wherein the plurality of signal processing circuits  
includes:

40              a first latch circuit for latching the normal  
phase data signal from the second complementary signal  
generating circuit in accordance with the normal phase  
strobe signal from the first complementary signal  
generating circuit; and

45              a second latch circuit for latching the inverted  
phase data signal from the second complementary signal  
generating circuit in accordance with the inverted  
phase strobe signal from the first complementary signal  
generating circuit.

50        12. The integrated circuit according to claim 6, wherein  
the external signal has a first transition point and a  
second transition point, wherein the internal signal has a

*Sub 7  
F1*

5

third transition point and a fourth transition point corresponding to the first transition point and the second transition point, respectively, and wherein the current regulating circuit regulates the amount of current flowing through the differential circuit such that a delay time between the first transition point and the third transition point is substantially the same as the delay time between the second and fourth transition points.

10

13. The input circuit according to claim 12, wherein the differential circuit includes a constant current source connected in parallel to the current regulating circuit.

15

14. The input circuit according to claim 13, wherein the constant current source is connected to a high potential power supply, and wherein the current regulating circuit includes a transistor connected in parallel to the constant current source, the transistor going ON and OFF in response to the internal signal.

20

15. The input circuit according to claim 13, wherein the constant current source is connected to a low potential power supply, and wherein the current regulating circuit includes a transistor connected in parallel to the constant current source, the transistor going ON and OFF in response to the internal signal.

25

16. An input circuit comprising:

30

a first MOS transistor having a gate that receives a data signal;

a second MOS transistor having a gate connected to a reference voltage, wherein the source of the first

*Sub F 17*

transistor is connected to the source of the second transistor at a first node;

5 a third MOS transistor connected between the first node and a low potential power supply, and having its gate connected to a high potential power supply;

a fourth MOS transistor connected between the first node and the low potential power supply;

10 a fifth MOS transistor connected between the drain of the first transistor and the high potential power supply;

a sixth MOS transistor connected between the drain of the second transistor and the high potential power supply, wherein the gates of the fifth and sixth transistors are connected to each other and to the drain of the sixth transistor; and

15 a first inverter having an input terminal connected to a second node between the first and fifth transistors and an output terminal connected to the gate of the fourth transistor.

20 17. The input circuit of claim 16, wherein the first, second, third and fourth transistors are NMOS transistors.

25 18. The input circuit of claim 17, wherein the fifth and sixth transistors are PMOS transistors.

19. The input circuit of claim 16, further comprising:

a latch circuit connected to the output terminal of the first inverter.

30 20. The input circuit of claim 16, further comprising:

a seventh transistor, connected between the fifth transistor and the high potential power supply, having a

*Sub F, 7*

gate connected to the low potential power supply;  
an eighth transistor connected between the sixth  
transistor and the high potential power supply, wherein the  
sources of the fifth and sixth transistors are connected to  
each other at a third node; and

5 a second inverter having an input terminal connected to  
the output terminal of the first inverter and an output  
terminal connected to the gate of the eighth transistor.

*Call D, 7*